

CY7C1328G

4-Mbit (256 K × 18) Pipelined DCD Sync SRAM

Features

- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)
 Depth expansion without wait state
- 256 K × 18 common I/O architecture
- 3.3 V core power supply (V_{DD})
- 3.3 V/2.5 V I/O power supply (V_{DDQ})
- Fast clock-to-output times
 2.6 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package
- "ZZ" sleep mode option

Functional Description

The CY7C1328G^[1] SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip___enable (CE₁), depth-expansion chip enables (CE₂ and CE₃), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_[A:B], and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

Addresses and chip enables are registered <u>at rising</u> edge of clock when either ad<u>dress</u> strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can <u>be</u> internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Definitions on page 5 and Truth Table on page 8 for further details). Write cycles can be one to two bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1328G operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

Description	250 MHz	200 MHz	167 MHz	133 MHz	Unit
Maximum access time	2.6	2.8	3.5	4.0	ns
Maximum operating current	325	265	240	225	mA
Maximum CMOS standby current	40	40	40	40	mA

Note


1. For best practices recommendations, refer to SRAM System Design Guidelines.

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised August 24, 2011



Functional Block Diagram





Contents


Selection Guide	4
Pin Configurations	4
Pin Definitions	
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	
(MODE = Floating or VDD)	7
Linear Burst Address Table (MODE = GND)	
ZZ Mode Electrical Characteristics	
Truth Table	
Truth Table for Read/Write	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	

Thermal Characteristics	10
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	
Read Timing	
Write Timing	
Read/Write Timing	
ZZ Mode Timing	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



Pin Configurations

Figure 1. 100-Pin TQFP





Pin Definitions

Pin	TQFP	Туре	Description
A ₀ , A ₁ , A	37,36,32,33, 34,35,44,45, 46,47,48,49, 50,80,81,82, 99,100	Input- synchronous	Address inputs used to select one of the 256 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. $A_{[1:0]}$ are fed to the two-bit counter.
BW _A BW _B	93,94	Input- synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	88	Input- synchronous	Global write enable input, active LOW . When asserted LOW on the rising edge of <u>CLK</u> , a global write is conducted (all bytes are written, regardless of the values on BW _[A:B] and BWE).
BWE	87	Input- synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	89	Input- clock	Clock input . Used to capture all s <u>ynch</u> ronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	98	Input- synchronous	Chip enable 1 input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂	97	Input- synchronous	Chip enable 2 in<u>put</u>, active HIGH . Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_3 to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	92	Input- synchronous	Chip enable 3 in<u>put</u>, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. CE_3 is sampled only when a new external address is loaded.
OE	86	Input- asynchronous	Output enable, asynchronous input, active LOW . Controls the direction of the I/O pins. When LOW, the I/O pins behave as <u>outputs</u> . When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	83	Input- synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	84	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC	85	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	64	Input- asynchronous	ZZ "sleep" input, active HIGH . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs DQP _[A:B]	58,59,62,63, 68,69,72,73, 74,8,9,12,13, 18,19,22,23, 24	l/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _[A:B] are placed in a tristate condition.
V _{DD}	15,41,65,91	Power supply	Power supply inputs to the core of the device.
V _{SS}	17,40,67,90	Ground	Ground for the core of the device.
V _{DDQ}	4,11,20,27, 54,61,70,77	I/O power supply	Power supply for the I/O circuitry.
V _{SSQ}	5,10,21,26, 55,60,71,76	I/O ground	Ground for the I/O circuitry.



Pin Definitions (continued)

Pin	TQFP	Туре	Description
MODE	31	Input- static	Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
NC	1,2,3,6,7,14, 16,25,28,29, 30,38,39,42, 43,51,52,53, 56,57,66,75, 78,79,95,96		No connects. Not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1328G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486[™] processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select $(\overline{BW}_{[A:B]})$ inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous chip selects \overline{CE}_1 , CE_2 , \overline{CE}_3 and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate to the input of the data bus within t_{CO} if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are supported.

The CY7C1328G is a double-cycle deselect part. Once the <u>SRAM</u> is <u>deselected</u> at clock rise by the chip select and either ADSP or ADSC signals, its output will tristate immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic <u>while</u> being delivered to the memory core. The write signals (GW, BWE, and $\overline{BW}_{[A:B]}$) and ADV inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQx inputs is written into the corresponding address location in the memory core. If GW is HIGH, then the write operation is controlled by BWE and $\overline{BW}_{[A:B]}$ signals. The CY7C1328G provides byte write capability that is described in the Write Cycle Description table. Asserting the byte write enable input (BWE) with the selected byte write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1328G is a common I/O device, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tristate the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and $\overline{\text{BW}}_{[A:B]}$) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ_X is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1328G is a common I/O device, the output enable $\overline{(OE)}$ must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so will tristate the output drivers. As a safety precaution, DQ_X are automatically tri-stated whenever a write cycle is detected, regardless of the state of OE.



Burst Sequences

The CY7C1328G provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting $\overline{\text{ADV}}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Interleaved Burst Address Table (MODE = Floating or V_{DD})

-	-		
First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2 V	2t _{CYC}	-	ns
t _{ZZI}	ZZ active to snooze current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit snooze current	This parameter is sampled	0	-	ns



Truth Table

The Truth Table for part CY7C1328G is as follows.^[2, 3, 4, 5, 6]

Operation	Address Used	CE ₁	CE2	$\overline{\text{CE}}_3$	zz	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tristate
Deselected cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tristate
Deselected cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tristate
Deselected cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tristate
Deselected cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L-H	Tristate
ZZ mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

Truth Table for Read/Write

The Truth Table for read or write for part CY7C1328G is as follows.^[2]

Function	GW	BWE	BWA	BWB
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A - (DQ _A and DQP _A)	Н	L	L	Н
Write byte B - (DQ _B and DQP _B)	Н	L	Н	L
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х

Notes

X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals (BW_A, BW_B) and BWE = L or GW = L. WRITE = H when all byte write enable signals (BW_A, BW_B), BWE, GW = H.

BWE, GW = H.
The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

–0.5 V to V _{DD} + 0.5 V
20 mA
> 2001 V
> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C		2.5 V - 5%
Industrial	–40 °C to +85 °C	+ 10%	to V _{DD}

Electrical Characteristics

Over the Operating Range^[7, 8]

Parameter	Description	Test Condit	ions	Min	Max	Unit
V _{DD}	Power supply voltage		3.135	3.6	V	
V _{DDQ}	I/O supply voltage		2.375	V _{DD}	V	
V _{OH}	Output HIGH voltage	V_{DDQ} = 3.3 V, V_{DD} = Min, I_{OH} =	–4.0 mA	2.4	_	V
		V_{DDQ} = 2.5 V, V_{DD} = Min, I_{OH} =	–1.0 mA	2.0	-	V
V _{OL}	Output LOW voltage	V_{DDQ} = 3.3 V, V_{DD} = Max, I_{OL} =	8.0 mA	-	0.4	V
		V_{DDQ} = 2.5 V, V_{DD} = Max, I_{OL} =	1.0 mA	-	0.4	V
V _{IH}	Input HIGH voltage ^[7]	V _{DDQ} = 3.3 V		2.0	V _{DD} + 0.3 V	V
		V _{DDQ} = 2.5 V		1.7	V _{DD} + 0.3 V	V
V _{IL}	Input LOW voltage ^[7]	V _{DDQ} = 3.3 V		-0.3	0.8	V
		V _{DDQ} = 2.5 V	-0.3	0.7	V	
Ι _X	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA	
	Input current of MODE	Input = V _{SS}		-30		μA
		Input = V _{DD}			5	μA
	Input current of ZZ Input = V _{SS}		-5	-	μA	
		Input = V _{DD}			30	μA
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disable	ed	-5	5	μA
I _{DD}	V _{DD} operating supply	V _{DD} = Max, I _{OUT} = 0 mA,	4-ns cycle, 250 MHz	-	325	mA
	current	$f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz	-	265	mA
			6-ns cycle, 167 MHz	-	240	mA
			7.5-ns cycle, 133 MHz	-	225	mA
I _{SB1}	Automatic CE power-down	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \mbox{ device deselected}, \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \\ f = f_{MAX} = 1/t_{CYC} \end{array}$	4-ns cycle, 250 MHz	-	120	mA
	current—TTL inputs		5-ns cycle, 200 MHz	-	110	mA
			6-ns cycle, 167 MHz	-	100	mA
			7.5-ns cycle, 133 MHz	-	90	mA

Notes

7. Overshoot: $V_{IH}(AC) < V_{DD} + 1.5 V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2 V$ (Pulse width less than $t_{CYC}/2$). 8. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD}(min)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics

Over the Operating Range^[7, 8] (continued)

Parameter	Description	Test Condit	ions	Min	Max	Unit
I _{SB2}	Automatic CE power-down current—CMOS inputs	$\begin{array}{l} V_{DD} = Max, \mbox{ device deselected}, \\ V_{IN} \leq 0.3 \ V \ \mbox{or} \\ V_{IN} \geq V_{DDQ} - 0.3 \ \mbox{V}, \\ f = 0 \end{array}$	All speeds	-	40	mA
I _{SB3}	Automatic CE power-down current—CMOS inputs	$\label{eq:V_DD} \begin{array}{l} \text{V}_{DD} = \text{Max}, \mbox{ device deselected}, \\ \mbox{or } V_{\text{IN}} \leq 0.3 \ \text{V or} \\ V_{\text{IN}} \geq V_{DDQ} - 0.3 \ \text{V}, \end{array}$	4-ns cycle, 250 MHz	_	105	mA
Cur			5-ns cycle, 200 MHz	_	95	mA
		$f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 167 MHz	_	85	mA
			7.5-ns cycle, 133 MHz	-	75	mA
I _{SB4}	Automatic CE power-down current—TTL inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} \text{=} \text{Max}, \text{ device deselected}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \text{ f = 0} \end{array}$	All speeds	_	45	mA


Capacitance^[9]

Parameter	Description	Test Conditions	100 TQFP Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	5	pF
C _{CLK}	Clock input capacitance	V _{DD} = 3.3 V V _{DDQ} = 3.3 V	5	pF
C _{I/O}	Input/output capacitance	VDDQ - 5.5 V	5	pF

Thermal Characteristics^[9]

Parameter	Description	Test Conditions	100 TQFP Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test	30.32	°C/W
Θ _{JC}		methods and procedures for measuring thermal impedance, per EIA/JESD51.	6.85	°C/W

AC Test Loads and Waveforms



Note

9. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range [10, 11, 12, 13, 14, 15]

Devenueter	Description	-2	:50	-2	200	-1	67	-133		Unit
Parameter	Description	Min	Max	Min	Max	Min	Мах	Min	Max	Unit
t _{POWER}	V _{DD} (Typical) to the first access ^[12]		-	1.0	-	1.0	_	1.0	-	ms
Clock	- · · · · · ·								•	
t _{CYC}	Clock cycle time	4.0	_	5.0	-	6.0	_	7.5	-	ns
t _{CH}	Clock HIGH	1.7	_	2.0	-	2.5	_	3.0	-	ns
t _{CL}	Clock LOW	1.7	-	2.0	_	2.5	_	3.0	-	ns
Output Times	- · · · · · ·								•	
t _{CO}	Data output valid after CLK rise	-	2.6	-	2.8	-	3.5	-	4.0	ns
t _{DOH}	Data output hold after CLK rise	1.0	_	1.0	-	1.5	_	1.5	-	ns
t _{CLZ}	Clock to low Z ^[13, 14, 15]	0	-	0	-	0	-	0	-	ns
t _{CHZ}	Clock to high Z ^[13, 14, 15]	-	2.6	-	2.8	-	3.5	_	4.0	ns
t _{OEV}	OE LOW to output valid	-	2.6	-	2.8	-	3.5	_	4.0	ns
t _{OELZ}	OE LOW to output low Z ^[13, 14, 15]	0	-	0	_	0	-	0	_	ns
t _{OEHZ}	OE HIGH to output high Z ^[13, 14, 15]	-	2.6	-	2.8	-	3.5	-	4.0	ns
Setup Times	•									
t _{AS}	Address setup before CLK rise	1.2	-	1.2	-	1.5	_	1.5	-	ns
t _{ADS}	ADSC, ADSP setup before CLK rise	1.2	_	1.2	-	1.5	_	1.5	-	ns
t _{ADVS}	ADV setup before CLK rise	1.2	_	1.2	-	1.5	_	1.5	-	ns
t _{WES}	$\overline{\text{GW}}$, $\overline{\text{BWE}}$, $\overline{\text{BW}}_{X}$ setup before CLK rise	1.2	_	1.2	-	1.5	_	1.5	_	ns
t _{DS}	Data input setup before CLK rise	1.2	_	1.2	-	1.5	_	1.5	_	ns
t _{CES}	Chip enable setup before CLK rise	1.2	_	1.2	-	1.5	_	1.5	-	ns
Hold Times	· · ·				•			•		
t _{AH}	Address hold after CLK rise	0.3	_	0.5	-	0.5	_	0.5	-	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.3	_	0.5	-	0.5	_	0.5	-	ns
t _{ADVH}	ADV hold after CLK rise	0.3	_	0.5	-	0.5	_	0.5	-	ns
t _{WEH}	$\overline{\text{GW}}$, $\overline{\text{BWE}}$, $\overline{\text{BW}}_{\text{X}}$ hold after CLK rise	0.3	_	0.5	-	0.5	_	0.5	-	ns
t _{DH}	Data input hold after CLK rise	0.3	-	0.5	-	0.5	-	0.5	-	ns
t _{CEH}	Chip enable hold after CLK rise	0.3	_	0.5	-	0.5	_	0.5	-	ns

Notes

10. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.
11. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
12. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD} minimum initially before a read or write operation can be initiated.


13. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
14. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
14. The program test is completed and test 400% test of the same system conditions.

15. This parameter is sampled and not 100% tested.



Switching Waveforms

Read Timing^[16]




Note

16. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Write Timing^[17, 18]




Notes

17. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH. 18. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW_[A:B] LOW.



Switching Waveforms (continued)






Notes

19. On this diagram, when \overrightarrow{CE} is LOW: \overrightarrow{CE}_1 is LOW, CE_2 is HIGH and \overrightarrow{CE}_3 is LOW. When \overrightarrow{CE} is HIGH: \overrightarrow{CE}_1 is HIGH or \overrightarrow{CE}_2 is LOW or \overrightarrow{CE}_3 is HIGH. 20. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or \overrightarrow{ADSC} . 21. \overrightarrow{GW} is HIGH.



Switching Waveforms (continued)

ZZ Mode Timing^[22, 23]



Notes

22. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.23. DQs are in high Z when exiting ZZ sleep mode.





Ordering Information


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)		Package Diagram	Package Type	Operating Range
133	CY7C1328G-133AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-free	Industrial


Ordering Code Definitions






Package Diagram

Figure 2. 100-pin TQFP (14 × 20 × 1.4 mm), 51-85050





- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
- MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 *D



Acronyms

Acronym	Description
CE	chip enable
CEN	clock enable
I/O	input/output
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
ns	nano seconds
V	Volts
μA	micro Amperes
mA	milli Amperes
ms	milli seconds
MHz	Mega Hertz
pF	pico Farad
W	Watts
°C	degree Celcius



Document History Page

Docume Docume	ent Title: CY ent Number	7C1328G 4- : 38-05523	Mbit (256 K	× 18) Pipelined DCD Sync SRAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	224371	See ECN	RKF	New data sheet
*A	288909	See ECN	VBL	Changed TQFP to PB-Free TQFP in Ordering Information section
*B	333625	See ECN	SYT	Removed 133-MHz Speed Grade Changed 166-MHz to 167-MHz Speed bin Changed the test condition from V_{DD} = Min. to V_{DD} = Max. for V_{OL} in the Electrical Characteristics table Replaced TBDs for Θ_{JA} and Θ_{JC} to their respective values on the Thermal Resistance table
*C	419264	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information
*D	430373	See ECN	NXR	Include 133-MHz Speed Grade Updated the ordering information
*E	480368	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V _{DDQ} Relative to GND. Updated the Ordering Information table.
*F	2896584	03/20/2010	NJY	Removed obsolete part numbers from Ordering Information table and updated package diagrams.
*G	3045943	10/03/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*H	3353361	PRIT	08/24/2011	Updated 100-pin TQFP package diagram. Modified Note 1 on page 1.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05523 Rev. *H

Revised August 24, 2011

Page 20 of 20

Intel and Pentium are registered trademarks, and i486 is a trademark, of Intel Corporation. PowerPC is a registered trademark of IBM. All products and company names mentioned in this document may be the trademarks of their respective holders.